![]() | ![]() |
2003 | ||
---|---|---|
1 | EE | Michael I. Fuller, James P. Mabry, John A. Hossack, Travis N. Blalock: 40 MHz 0.25 um CMOS embedded 1T bit-line decoupled DRAM FIFO for mixed-signal applications. ACM Great Lakes Symposium on VLSI 2003: 182-185 |
1 | Travis N. Blalock | [1] |
2 | Michael I. Fuller | [1] |
3 | John A. Hossack | [1] |