2006 |
3 | EE | Toru Shimizu,
Masami Nakajima,
Masahiro Kainaga:
Design and Evaluation of a Massively Parallel Processor Based on Matrix Architecture.
IEICE Transactions 89-C(11): 1512-1518 (2006) |
1995 |
2 | EE | Hiroshi Ohta,
Yasuhiko Saito,
Masahiro Kainaga,
Hiroyuki Ono:
Optimal Tile Size Adjustment in Compiling General DOACROSS Loop Nests.
International Conference on Supercomputing 1995: 270-279 |
1994 |
1 | | Tetsuhiko Okada,
Susumu Narita,
Osamu Nishii,
Noriharu Hiratsuka,
Nobuyuki Hayashi,
Mitsuo Asai,
Shinji Fujiwara,
Mikiko Satoh,
Junichi Nishimoto,
Hirokazu Aoki,
Kunio Uchiyama,
Shigeru Matsuo,
Hidehito Takewa,
Kouji Yamada,
Masahiro Kainaga,
Norio Nakagawa,
Masanobu Yamagami,
Hiroshi Takeda,
Tsuneo Funabashi:
A PA-RISC Mikroprocessor PA/50L For Low-Cost Systems.
COMPCON 1994: 47-52 |