dblp.uni-trier.dewww.uni-trier.de

Hsin-Chyh Hsu

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2006
2EEHsin-Chyh Hsu, Ming-Dou Ker: Dummy-Gate Structure to Improve ESD Robustness in a Fully-Salicided 130-nm CMOS Technology without Using Extra Salicide-Blocking Mask. ISQED 2006: 503-506
2003
1EEMing-Dou Ker, Hsin-Chyh Hsu, Jeng-Jie Peng: Electrostatic Discharge Implantation to Improve Machine-Model ESD Robustness of Stacked NMOS in Mixed-Voltage I/O Interface Circuits. ISQED 2003: 363-368

Coauthor Index

1Ming-Dou Ker [1] [2]
2Jeng-Jie Peng [1]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)