![]() | ![]() |
2004 | ||
---|---|---|
1 | EE | Taweepol Suesut, Prayut Inban, Phongchai Nilas, Prapas Rerngreun, S. Gulphanich: Interpretation Petri net model to IEC 1131-3: LD for programmable logic controller. RAM 2004: 1107-1111 |
1 | Prayut Inban | [1] |
2 | Phongchai Nilas | [1] |
3 | Prapas Rerngreun | [1] |
4 | Taweepol Suesut | [1] |