![]() | ![]() |
2006 | ||
---|---|---|
2 | EE | Jerzy W. Greblicki: CAD software for designing of Totally Self Checking Sequential Circuits. DepCoS-RELCOMEX 2006: 289-297 |
1999 | ||
1 | EE | Jerzy W. Greblicki, Stanislaw J. Piestrak: Design of Totally Self-Checking Code-Disjoint Synchronous Sequential Circuits. EDCC 1999: 251-266 |
1 | Stanislaw J. Piestrak | [1] |