dblp.uni-trier.dewww.uni-trier.de

Pawel Gepner

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
6EEPawel Gepner, David L. Fraser, Michal F. Kowalik: Second Generation Quad-Core Intel Xeon Processors Bring 45 nm Technology and a New Level of Performance to HPC Applications. ICCS (1) 2008: 417-426
5EEPawel Gepner: Intel's Technology Vision and Products for HPC. ICCS (1) 2008: 42
2007
4EEPawel Gepner, David L. Fraser, Michal F. Kowalik: Performance Evolution and Power Benefits of Cluster System Utilizing Quad-Core and Dual-Core Intel Xeon Processors. PPAM 2007: 20-28
2006
3EEPawel Gepner, Michal F. Kowalik: Multi-Core Processors: New Way to Achieve High System Performance. PARELEC 2006: 9-13
2003
2EEKazimierz Wackowski, Pawel Gepner: Hyper-Threading Technology Speeds Clusters. PPAM 2003: 17-26
2001
1EEPawel Gepner: Overview of IA-64 Explicitly Parallel Instruction Computing Architecture. PPAM 2001: 331-339

Coauthor Index

1David L. Fraser [4] [6]
2Michal F. Kowalik [3] [4] [6]
3Kazimierz Wackowski [2]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)