dblp.uni-trier.dewww.uni-trier.de

Siva Embanath

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2006
1EESiva Embanath, Ramakrishnan Venkata: Exceptional ASIC: Through Automatic Timing Exception Generation (ATEG). VLSI Design 2006: 503-506

Coauthor Index

1Ramakrishnan Venkata [1]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)