![]() | ![]() |
2000 | ||
---|---|---|
1 | EE | Takahiro Deguchi, Tetsushi Koide, Shin'ichi Wakabayashi: Timing-driven hierarchical global routing with wire-sizing and buffer-insertion for VLSI with multi-routing-layer. ASP-DAC 2000: 99-104 |
1 | Tetsushi Koide | [1] |
2 | Shin'ichi Wakabayashi | [1] |