dblp.uni-trier.dewww.uni-trier.de

D. Zissos

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

1975
5 F. G. Duncan, D. Zissos, Maureen Walls: A Postfix Notation for Logic Circuits. Comput. J. 18(1): 63-69 (1975)
1973
4 D. Zissos, F. G. Duncan: Boolean Minimisation. Comput. J. 16(2): 174-179 (1973)
1971
3 D. Zissos, F. G. Duncan: NOR and NAND Operators in Boolean Algebra Applied to Switching Circuit Design. Comput. J. 14(4): 413-417 (1971)
2 D. Zissos, F. G. Duncan: Programmed Simulation of Race Hazards in Sequential Circuits. Inf. Process. Lett. 1(1): 11-13 (1971)
1 F. G. Duncan, D. Zissos: Programmed Simulation of Sequential Circuits. Inf. Process. Lett. 1(1): 4-6 (1971)

Coauthor Index

1F. G. Duncan [1] [2] [3] [4] [5]
2Maureen Walls [5]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)