![]() | ![]() |
2006 | ||
---|---|---|
2 | EE | Qin Wang, Ang Li, Zhancai Li, Yong Wan: A Design and Implementation of Reconfigurable Architecture for Neural Networks Based on Systolic Arrays. ISNN (2) 2006: 1328-1333 |
2004 | ||
1 | EE | Ju Liu, Hongji Xu, Yong Wan: On the Performance of Space-Time Block Coding Based on ICA Neural Networks. ISNN (2) 2004: 311-316 |
1 | Ang Li | [2] |
2 | Zhancai Li | [2] |
3 | Ju Liu | [1] |
4 | Qin Wang | [2] |
5 | Hongji Xu | [1] |