Satish Anand Verkila

List of publications from the DBLP Bibliography Server - FAQ

2008

1 EE Satish Anand Verkila, Siva Kumar Bondada, Bharadwaj S. Amrutur: A 100MHz to 1GHz, 0.35V to 1.5V Supply 256 x 64 SRAM Block Using Symmetrized 9T SRAM Cell with Controlled Read. VLSI Design 2008: 560-565

2008
1	EE	Satish Anand Verkila, Siva Kumar Bondada, Bharadwaj S. Amrutur: A 100MHz to 1GHz, 0.35V to 1.5V Supply 256 x 64 SRAM Block Using Symmetrized 9T SRAM Cell with Controlled Read. VLSI Design 2008: 560-565

Coauthor Index