dblp.uni-trier.dewww.uni-trier.de

Ranjani Parthasarathi

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2009
12EEA. P. Shanthi, Ranjani Parthasarathi: Practical and scalable evolution of digital circuits. Appl. Soft Comput. 9(2): 618-624 (2009)
2007
11EET. K. S. Lakshmi Priya, V. Hari Prasad, D. Kannan, L. Karthik Singaram, G. Madhan, R. Meenakshi Sundaram, R. M. Prasad, Ranjani Parthasarathi: Evaluating the Network Processor Architecture for Application-Awareness. COMSWARE 2007
10EEV. Vetri Selvi, Shakir Sharfraz, Ranjani Parthasarathi: Mobile Ad Hoc Grid Using Trace Based Mobility Model. GPC 2007: 274-285
9EET. K. S. Lakshmi Priya, Ranjani Parthasarathi: An ASM Model for an Autonomous Network-Infrastructure Grid. ICNS 2007: 29
2005
8EEA. P. Shanthi, L. Karthik Singaram, Ranjani Parthasarathi: Evolution of Asynchronous Sequential Circuits. Evolvable Hardware 2005: 93-96
7EEA. P. Shanthi, Ranjani Parthasarathi: Genetic learning based fault tolerant models for digital systems. Appl. Soft Comput. 5(4): 357-371 (2005)
2004
6EEA. P. Shanthi, P. Muruganandam, Ranjani Parthasarathi: Enhancing the Development Based Evolution of Digital Circuits. Evolvable Hardware 2004: 91-
5EER. Sharmila, M. V. Lakshmi Priya, Ranjani Parthasarathi: An Active Framework for a WLAN Access Point Using Intel's IXP1200 Network Processor. HiPC 2004: 71-80
2003
4EEMohan G. Kabadi, Ranjani Parthasarathi: Live-Cache: Exploiting Data Redundancy to Reduce Leakage Energy in a Cache Subsystem. Asia-Pacific Computer Systems Architecture Conference 2003: 337-351
3 A. P. Shanthi, Balaji Vijayan, Manivel Rajendran, Senthilkumar Veluswami, Ranjani Parthasarathi: JBits Based Fault Tolerant Framework for Evolvable Hardware. Engineering of Reconfigurable Systems and Algorithms 2003: 111-117
2EEA. P. Shanthi, Ranjani Parthasarathi: Exploring FPGA Structures for Evolving Fault Tolerant Hardware. Evolvable Hardware 2003: 184-191
2002
1EEMohan G. Kabadi, Natarajan Kannan, Palanidaran Chidambaram, Suriya Narayanan, M. Subramanian, Ranjani Parthasarathi: Dead-Block Elimination in Cache: A Mechanism to Reduce I-cache Power Consumption in High Performance Microprocessors. HiPC 2002: 79-88

Coauthor Index

1Palanidaran Chidambaram [1]
2Mohan G. Kabadi [1] [4]
3D. Kannan [11]
4Natarajan Kannan [1]
5G. Madhan [11]
6P. Muruganandam [6]
7Suriya Narayanan [1]
8R. M. Prasad [11]
9V. Hari Prasad [11]
10M. V. Lakshmi Priya [5]
11T. K. S. Lakshmi Priya [9] [11]
12Manivel Rajendran [3]
13V. Vetri Selvi [10]
14A. P. Shanthi [2] [3] [6] [7] [8] [12]
15Shakir Sharfraz [10]
16R. Sharmila [5]
17L. Karthik Singaram [8] [11]
18M. Subramanian [1]
19R. Meenakshi Sundaram [11]
20Senthilkumar Veluswami [3]
21Balaji Vijayan [3]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)