1989 | ||
---|---|---|
1 | EE | Young-Hyun Jun, Ki Jun, Song-Bai Park: An accurate and efficient delay time modeling for MOS logic circuits using polynomial approximation. IEEE Trans. on CAD of Integrated Circuits and Systems 8(9): 1027-1032 (1989) |
1 | Ki Jun | [1] |
2 | Young-Hyun Jun | [1] |