dblp.uni-trier.dewww.uni-trier.de

Maria Dolores Gil Montoya

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2006
10EEConsolación Gil, Raul Baños, Maria Dolores Gil Montoya, J. Gómez: Performance of Simulated Annealing, Tabu Search, and Evolutionary Algorithms for Multi-objective Network Partitioning. Algorithmic Operations Research 1(1): (2006)
2004
9EERaul Baños, Consolación Gil, Maria Dolores Gil Montoya, Julio Ortega: A New Pareto-Based Algorithm for Multi-objective Graph Partitioning. ISCIS 2004: 779-788
2003
8EERaul Baños, Consolación Gil, Maria Dolores Gil Montoya, Julio Ortega: A Parallel Evolutionary Algorithm for Circuit Partitioning. PDP 2003: 365-371
7EEMaria Dolores Gil Montoya, Consolación Gil, I. Garcia: The load unbalancing problem for region growing image segmentation algorithms. J. Parallel Distrib. Comput. 63(4): 387-395 (2003)
2000
6 Consolación Gil, Julio Ortega, Maria Dolores Gil Montoya: Parallel VLSI test in a shared-memory multiprocessor. Concurrency - Practice and Experience 12(5): 311-326 (2000)
5 Maria Dolores Gil Montoya, Consolación Gil, I. Garcia: Parallel thinning algorithms on multicomputers: experimental study on load balancing. Concurrency - Practice and Experience 12(5): 327-340 (2000)
1998
4 Consolación Gil, Julio Ortega, Antonio F. Díaz, Maria Dolores Gil Montoya: Meta-heuristics for Circuit Partitioning in Parallel Test Generation. IPPS/SPDP Workshops 1998: 315-323
3 Consolación Gil, Julio Ortega, José Luis Bernier, Maria Dolores Gil Montoya: Parallel Test Pattern Generation Using Circuit Partitioning in a Shared-Memory Multiprocessor. PARA 1998: 167-171
2EEConsolación Gil, Julio Ortega, Antonio F. Díaz, Maria Dolores Gil Montoya, Alberto Prieto: Load Balancing in Parallel Circuit Testing with Annealing-Based and Genetic Algorithms. PPSN 1998: 834-844
1EEConsolación Gil, Julio Ortega, Antonio F. Díaz, Maria Dolores Gil Montoya: Annealing-based heuristics and genetic algorithms for circuit partitioning in parallel test generation. Future Generation Comp. Syst. 14(5-6): 439-451 (1998)

Coauthor Index

1Raul Baños [8] [9] [10]
2José Luis Bernier [3]
3Antonio F. Díaz [1] [2] [4]
4I. Garcia [5] [7]
5Consolación Gil [1] [2] [3] [4] [5] [6] [7] [8] [9] [10]
6J. Gómez [10]
7Julio Ortega [1] [2] [3] [4] [6] [8] [9]
8Alberto Prieto [2]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)