dblp.uni-trier.dewww.uni-trier.de

Karlheinz Meier

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
24EEJohannes Schemmel, Johannes Fieres, Karlheinz Meier: Wafer-scale integration of analog neural networks. IJCNN 2008: 431-438
23EEJohannes Fieres, Johannes Schemmel, Karlheinz Meier: Realizing biological spiking network models in a configurable wafer-scale hardware system. IJCNN 2008: 969-976
2007
22EEJohannes Schemmel, Daniel Brüderle, Karlheinz Meier, Boris Ostendorf: Modeling Synaptic Plasticity within Networks of Highly Accelerated I&F Neurons. ISCAS 2007: 3367-3370
21EEStefan Philipp, Andreas Grübl, Karlheinz Meier, Johannes Schemmel: Interconnecting VLSI Spiking Neural Networks Using Isochronous Connections. IWANN 2007: 471-478
20EEDaniel Brüderle, Andreas Grübl, Karlheinz Meier, Eilif Mueller, Johannes Schemmel: A Software Framework for Tuning the Dynamics of Neuromorphic Silicon Towards Biology. IWANN 2007: 479-486
19EEEilif Mueller, Lars Buesing, Johannes Schemmel, Karlheinz Meier: Spike-Frequency Adapting Neural Ensembles: Beyond Mean Adaptation and Renewal Theories. Neural Computation 19(11): 2958-3010 (2007)
2006
18EEMartin Trefzer, Jörg Langeheine, Karlheinz Meier, Johannes Schemmel: A Modular Framework for the Evolution of Circuits on Configurable Transistor Array Architectures. AHS 2006: 32-42
17EEJohannes Fieres, Karlheinz Meier, Johannes Schemmel: A Convolutional Neural Network Tolerant of Synaptic Faults for Low-Power Analog Hardware. ANNPR 2006: 122-132
16EEJohannes Schemmel, Andreas Grübl, Karlheinz Meier, Eilif Mueller: Implementing Synaptic Plasticity in a VLSI Spiking Neural Network Model. IJCNN 2006: 1-6
15EEJohannes Fieres, Johannes Schemmel, Karlheinz Meier: Training convolutional networks of threshold neurons suited for low-power hardware implementation. IJCNN 2006: 21-28
2005
14EEMartin Trefzer, Jörg Langeheine, Karlheinz Meier, Johannes Schemmel: Operational Amplifiers: An Example for Multi-objective Optimization on an Analog Evolvable Hardware Platform. ICES 2005: 86-97
2004
13EEJörg Langeheine, Karlheinz Meier, Johannes Schemmel, Martin Trefzer: Intrinsic Evolution of Digital-to-Analog Converters Using a CMOS FPTA Chip. Evolvable Hardware 2004: 18-25
12EEMartin Trefzer, Jörg Langeheine, Johannes Schemmel, Karlheinz Meier: New Genetic Operators to Facilitate Understanding of Evolved Transistor Circuits. Evolvable Hardware 2004: 217-224
11EEJörg Langeheine, Martin Trefzer, Daniel Brüderle, Karlheinz Meier, Johannes Schemmel: On the Evolution of Analog Electronic Circuits Using Building Blocks on a CMOS FPTA. GECCO (1) 2004: 1316-1327
10EEFelix Schürmann, Karlheinz Meier, Johannes Schemmel: Edge of Chaos Computation in Mixed-Mode VLSI - A Hard Liquid. NIPS 2004
2003
9EETillmann Schmitz, Steffen G. Hohmann, Karlheinz Meier, Johannes Schemmel, Felix Schürmann: Speeding up Hardware Evolution: A Coprocessor for Evolutionary Algorithms. ICES 2003: 274-285
2002
8EEFelix Schürmann, Steffen G. Hohmann, Johannes Schemmel, Karlheinz Meier: Towards an Artificial Neural Network Framework. Evolvable Hardware 2002: 266-273
7EEJörg Langeheine, Karlheinz Meier, Johannes Schemmel: Intrinsic Evolution of Quasi DC Solutions for Transistor Level Analog Electronic Circuits Using a CMOS FPTA Chip. Evolvable Hardware 2002: 75-84
6 Steffen G. Hohmann, Johannes Schemmel, Felix Schürmann, Karlheinz Meier: Exploring The Parameter Space Of A Genetic Algorithm For Training An Analog Neural Network. GECCO 2002: 375-382
2001
5EEJörg Langeheine, Joachim Becker, Simon Fölling, Karlheinz Meier, Johannes Schemmel: A Cmos Fpta Chip For Intrinsic Hardware Evolution Of Analog Electronic Circuits. Evolvable Hardware 2001: 172-175
4EEJohannes Schemmel, Karlheinz Meier, Felix Schürmann: A VLSI Implementation of an Analog Neural Network Suited for Genetic Algorithms. ICES 2001: 50-61
3EEJörg Langeheine, Joachim Becker, Simon Fölling, Karlheinz Meier, Johannes Schemmel: Initial Studies of a New VLSI Field Programmable Transistor Array. ICES 2001: 62-73
2000
2EEJörg Langeheine, Simon Fölling, Karlheinz Meier, Johannes Schemmel: Towards a Silicon Primordial Soup: A Fast Approach to Hardware Evolution with a VLSI Transistor Array. ICES 2000: 123-132
1996
1 Markus Loose, Karlheinz Meier, Johannes Schemmel: Entwicklung einer Kamera mit adaptiven Photorezeptoren in analoger CMOS-Technologie. DAGM-Symposium 1996: 301-312

Coauthor Index

1Joachim Becker [3] [5]
2Daniel Brüderle [11] [20] [22]
3Lars Buesing [19]
4Johannes Fieres [15] [17] [23] [24]
5Simon Fölling [2] [3] [5]
6Andreas Grübl [16] [20] [21]
7Steffen G. Hohmann [6] [8] [9]
8Jörg Langeheine [2] [3] [5] [7] [11] [12] [13] [14] [18]
9Markus Loose [1]
10Eilif Mueller [16] [19] [20]
11Boris Ostendorf [22]
12Stefan Philipp [21]
13Johannes Schemmel [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24]
14Tillmann Schmitz [9]
15Felix Schürmann [4] [6] [8] [9] [10]
16Martin Trefzer [11] [12] [13] [14] [18]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)