2006 | ||
---|---|---|
3 | EE | P. Manikandan, B. D. Liu, L. Y. Chiou, G. Sundar, C. R. Mandal: Asynchronous Design Methodology for an Efficient Implementation of Low power ALU. APCCAS 2006: 590-593 |
2002 | ||
2 | EE | C. S. Lin, J. C. Chang, B. D. Liu: Design for low-power, low-cost, and high-reliability precomputation-based content-addressable memory. APCCAS (2) 2002: 319-324 |
1 | EE | Y. C. Hung, B. D. Liu: An analog CMOS rank-order extractor with O(N) complexity using maximum/winner-take-all circuit. APCCAS (2) 2002: 389-394 |
1 | J. C. Chang | [2] |
2 | L. Y. Chiou | [3] |
3 | Y. C. Hung | [1] |
4 | C. S. Lin | [2] |
5 | C. R. Mandal | [3] |
6 | P. Manikandan | [3] |
7 | G. Sundar | [3] |