1999 | ||
---|---|---|
2 | Zbigniew Kalbarczyk, Janak H. Patel, Myeong S. Lee, Ravishankar K. Iyer: An Approach to Evaluating the Effects of Realistic Faults in Digital Circuits. VLSI Design 1999: 260-265 | |
1 | EE | Zbigniew Kalbarczyk, Ravishankar K. Iyer, Gregory L. Ries, Jaqdish U. Patel, Myeong S. Lee, Yuxiao Xiao: Hierarchical Simulation Approach to Accurate Fault Modeling for System Dependability Evaluation. IEEE Trans. Software Eng. 25(5): 619-632 (1999) |
1 | Ravishankar K. Iyer (Ravi K. Iyer) | [1] [2] |
2 | Zbigniew Kalbarczyk | [1] [2] |
3 | Janak H. Patel | [2] |
4 | Jaqdish U. Patel | [1] |
5 | Gregory L. Ries | [1] |
6 | Yuxiao Xiao | [1] |