![]() | ![]() |
2009 | ||
---|---|---|
2 | EE | Chang-Jiu Chen, Wei-Min Cheng, Hung-Yue Tsai, Jen-Chieh Wu: A Quasi-Delay-Insensitive Microprocessor Core Implementation for Microcontrollers. J. Inf. Sci. Eng. 25(2): 543-557 (2009) |
2008 | ||
1 | EE | Chang-Jiu Chen, Wei-Min Cheng: Reducing the TLB Context Switching Miss Ratio With Banked and Prefetching Mechanism. J. Inf. Sci. Eng. 24(6): 1887-1900 (2008) |
1 | Wei-Min Cheng | [1] [2] |
2 | Hung-Yue Tsai | [2] |
3 | Jen-Chieh Wu | [2] |